



## X51C Main BD. R1.0 BLOCK DIAGRAM








## Power On Sequence




1 → 19

<Variant Name>



<b>ASUS</b>		<b>Title : PowerOn sequence</b>	
ASUSTeK COMPUTER INC		Engineer: Hawk / Kaxidy	
Size	Project Name		Rev
Custom	T12C		1.1
Date: Monday, August 13, 2007	Sheet	2	of 94




### Default Strapping When Not Used



<Variant Name>



## +VCCP Decoupling Capacitor (Place near CPU)



**<Variant Name>**



**Title :** NULL

ASUSTeK COMPUTER INC

Engineer: *Hawk / Kaxidy*

Size  
A

Project Name	<b>T12C</b>
--------------	-------------

Rev
1.1

Date: Monday, August 13, 2007

Sheet 5 of 94

D

1

C

1

B

1

A

1

<Variant Name>



**Title :** NULL

ASUSTeK COMPUTER INC

Engineer: *Hawk / Kaxidy*

---

**Size**

A

Project Name
--------------

## T12C


Rev
-----

1.1


Date: Monday, August 13, 2007

Sheet 6 of 94


## M1227









Layout Note: Place these Caps near SO DIMM 0




Layout Note: Place these Caps near SO DIMM 0










Layout note:  
Place one cap close to every 2 pull-up resistors terminated to +0.9VS








Total Power mW(Max)		
1.8VS	Z4XAVDD	10mA
1.8VS	DCLKAVDD	5mA
1.8VS	ECLKAVDD	5mA
1.5VS	DACA VDD1	73mA
1.8VS	DACA VDD2	73mA

+1.2VS +1.2VS 14,83,91

Total Power mW(Max)		
1.2V	V_AVDD_PCIE_1.2V	190mA








+1.8VS	+1.8VS	10,11,13,16,20,21,22,23,25,91
+1.8V	+1.8V	7,8,9,13,83,91
+1.2VS	+1.2VS	12,83,91
+VCCP	+VCCP	4,10,21,23,29,57,83,92
+1.2VSUS	+1.2VSUS	82
+1.8VSUS	+1.8VSUS	21,22,23,82

Si672 Total Power 4664mW (3D Mode)		
1.2VS	+1.2VS_NB	1984mA
1.8V	VCCM1-23	64mA
1.8VS	VCC1.8/VDDVB1.8 / VDD1.8/PVDDH/VTP	202mA
+VCCP	VTT1-27	80mA
	VDDPEX1-11	190mA

<Variant Name>

ASUS®		Title : NB_Si672 (PWR)	
ASUSTeK COMPUTER INC. NB		Engineer: Hawk / Kaxidy	
Size	Project Name	Rev	
Custom	T12C	1.1	
Date: Friday, August 17, 2007		Sheet	14 of 94









D

C

B

A |

<Variant Name>



**Title :** NULL

ASUSTeK COMPUTER INC .NB

Engineer: *Hawk / Kaxidy*

Size

A

Project Name
--------------

**T12C**

Rev


## 1.1

Date: Monday, August 13, 2007

Sheet 18 of 94

5	4	3	2	1
D				D
C				C
B				B
A				A


<Variant Name>

		Title : NULL	
ASUSTeK COMPUTER INC .NB		Engineer: Hawk / Kaxidy	
Size A	Project Name T12C		Rev 1.1
Date: Monday, August 13, 2007		Sheet	19 of 94









USB 0	CCD
USB 1	Finger Printer
USB 2	USB Conn.
USB 3	USB Conn.
USB 4	USB Conn.
USB 5	Bluetooth
USB 6	Newcard
USB 7	USB Conn.




## Power / Ground



Put under 968 solder side









	R2506	R2507	R2508	C2539
307LV/ELV	X	Stuﬀ	Stuﬀ	Stuﬀ
307DV/CP	Stuﬀ	X	X	X

Total Power 1982mW(Max)	
VB_LVDSPLLVD	30mA
VB_LAVDD	96mA
VB_DACVDD	99mA
VB_VDD3V	0.03mA
VB_PLL1VDD	11mA
IVDD	392mA
1.8V VB_PCIEAVDD	35mA
VB_PCIEVDD	254mA

46	LVDS_L2P	46	LVDS_U2N	46
46	LVDS_L2N	46	LVDS_U2P	46
46	LVDS_L1P	46	LVDS_U1N	46
46	LVDS_L1N	46	LVDS_U1P	46
46	LVDS_L0P	46	LVDS_U0N	46
46	LVDS_L0N	46	LVDS_U0P	46
46	LVDS_LCLKP	46	LVDS_UCLKN	46
46	LVDS_LCLKN	46	LVDS_UCLKP	46

+3VS	3,7,8,11,20,21,22,23,29,30,32,36,37,40,41,42,43,44,45,46,50,51,53,57,62,63,64,80,91,92
+1.8VS	10,11,13,14,16,20,21,22,23,91

	R2502	R2503
307ELV	Stuﬀ	X
307LV/CP	X	Stuﬀ



**Title : SIS307ELV**

ASUSTeK COMPUTER INC

Engineer: Hawk / Kaxidy

Size

Project Name

Custom

T12C

Date: Monday, March 03, 2008


Sheet 25 of 94

5					4					3					2					1										
D																														
C																														
B																														
A																														
<div><div><div>&lt;Variant Name&gt;</div><div><div><div><div>ASUS®</div></div><div><div>Title : NULL</div></div></div><div><div>ASUSTeK COMPUTER INC .NB</div><div>Engineer: Hawk / Kaxidy</div></div><table><tr><td>Size</td><td>Project Name</td><td>Rev</td></tr><tr><td>A</td><td>T12C</td><td>1.1</td></tr></table><div><div>Date: Monday, August 13, 2007</div><div>Sheet 26 of 94</div></div></div></div></div>																									Size	Project Name	Rev	A	T12C	1.1
Size	Project Name	Rev																												
A	T12C	1.1																												
5					4					3					2					1										

WWW.AliSaler.Com

	5	4	3	2	1	
D						D
C						C
B						B
A						A
	5	4	3	2	1	

<Variant Name>

		<b>Title :</b> NULL	
ASUSTeK COMPUTER INC		<b>Engineer:</b> <i>Hawk / Kaxidy</i>	
Size A	Project Name <b>T12C</b>		Rev 1.1
Date: <i>Monday, August 13, 2007</i>		Sheet	27 of 94

D

C

3

A

**<Variant Name>**



**Title :** NULL

ASUSTeK COMPUTER INC

Engineer: *Hawk / Kaxidy*



Size  
Custom

Project Name	TI
--------------	----

Rev	
1.1	

Date: Monday, August 13, 2007

Sheet 28 of 94




0 = Desktop Mode  
1 = Mobile Mode

CLK\_MODE



R2912  
10KOhm

1 2



+3V CLK



FS4	FS3	FSL2	FSL1	FSL0	CPU	PCI	ZCLK	PCIE	SATA
0	1	0	0	1	133	33	133	100	100
0	1	0	1	1	166	33	133	100	100



andby (Sleep) Power Consumption:  
1mA \* 3.3V = 0.33mW




# EC Hardware Strap

Strap value sampled after  
VSTBY power up reset

+3VA\_ECO +3VA\_EC 30,46

## PNPCFG base address set by SWCBAHR/SWCBALR




### BADDR[1:0]

No pull up:  
Ext 10K up on BADDR0:  
Ext 10K up on BADDR1:  
The register pair to access PNPCFG is 002Eh and 002Fh.  
The register pair to access PNPCFG is 004Eh and 004Fh.  
The register pair to access PNPCFG is determined by EC domain registers SWCBALR and SWCBAHR.



## Share Memory



### SHBM


No pull up: Disable shared memory with host BIOS  
Ext 10K up: Enable shared memory with host BIOS

### PPEN

No pull up: Normal KBS interface pins are switched to parallel port interface for in-system programming.  
Ext 10K up:


## Keyboard Conn.

P/N: 12G182402806 (T12F)



## For 8M bits SPI ROM


### 8M TSOP



<Variant Name>

ASUS		Title : EC-ITE8511(2)	
ASUSTeK COMPUTER INC.ETD		Engineer: Hawk / Kaxidy	
Size	Project Name	Rev	
Custom	T12C	1.1	
Date: Friday, August 17, 2007		Sheet	31 of 94


# Touchpad











<Variant Name>

<b>ASUS</b>		Title : TouchPad	
ASUSTeK COMPUTER INC		Engineer: Hawk / Kaxidy	
Size	Project Name	Rev	
Custom	T12C	1.1	
Date: Tuesday, March 04, 2008		Sheet 32 of 94	














# AMP POWER SE/BTL & MUTE CONTROL

+5VS\_AMP 39  
+5VS 21,30,32,36,38,45,50,51,56,57,80,91





## SPEAKER AMP



## HP CONN


## SPEAKER CONNECTOR





# Sub-woofer (Optional)

FL = 100Hz  
FH = 1KHz




<Variant Name>

<b>ASUS</b>		<b>Title : Sub-Woofers</b>	
ASUSTek COMPUTER INC. NPI		Engineer: Hawk / Kaxidy	
Size	Project Name	<b>T12C</b>	Rev
Custom	P/N	<OrgAddr2>	1.1
Date: Friday, August 17, 2007		Sheet 39 of 94	









+3VS 3,7,8,11,20,21,22,23,25,29,30,32,36,37,40,42,43,44,45,46,50,51,53,57,62,63,64,80,91,92

MDIO00--> SD Card Detect  
MDIO01--> MS Card Detect  
MDIO03--> SD Write Protect  
MDIO04--> SD Card Power0 Control/  
MS Power Control  
MDIO08--> SD Command/MS Bus State  
MDIO09--> SD Clock/MS Clock  
MDIO10--> SD Data 0/MS Data 0  
MDIO11--> SD Data 1/MS Data 1  
MDIO12--> SD Data 2/MS Data 2  
MDIO13--> SD Data 3/MS Data 3

MDIO02--> xDCE#  
MDIO05--> SD Power Control 1 / xDWP  
MDIO06--> xD/MS/SD LED Control  
MDIO14--> xD Data  
MDIO15--> xD Data  
MDIO16--> xD Data  
MDIO17--> xD Data  
MDIO18--> xD CLE  
MDIO19--> xD ALE



+3VS 3,7,8,11,20,21,22,23,25,29,30,32,36,37,40,41,43,44,45,46,50,51,53,57,62,63,64,80,91,92  
+12VS 37,46,83,91



Co-Layout


Hawk

41,64 MDIO17\_XDDAT7  
41,64 MDIO16\_XDDAT6  
41,64 MDIO15\_XDDAT5  
41,64 MDIO14\_XDDAT4  
41,64 SD/MS/XDDAT3  
41,64 SD/MS/XDDAT2  
41,64 SD/MS/XDDAT1  
41,64 SD/MS/XDDAT0

41,64 MDIO05\_XDWP#  
41,64 SDCMD\_MSBS\_XDWE#  
41,64 MDIO19\_XDALE  
41,64 MDIO18\_XDCLE  
41,64 MDIO02\_XDCE#

41,64 SDWP\_XDR/B#  
41,64 MDIO00\_SDCD#\_XDCD#  
41,64 MDIO01\_MSCD#\_XDCD#




41,64 SD/MSCLK\_XDRE#  
SD/MSCLK\_XDRE#\_R



	MDIO00	MDIO01
XD	Low	Low
SD	Low	High
MS	High	Low

For Memory Stick Duo Adaptor shielding ground issue


Solve MS Duo Adaptor short problem



<Variant Name>








<b>ASUS</b>		<b>Title : 1394 &amp; CardReader CON</b>	
ASUSTek COMPUTER INC		Engineer: Arthur & Bruce	
Size	Project Name	Date: Friday, March 07, 2008	Sheet 42 of 94
Custom	T12C		Rev 1.1


Layout: SHIELD GND



# NewCard Header

!! ExpressCard Standard 1.0:  
Change Pin7 from RESERVED to SMBCLK  
Change Pin8 from SMBCLK to SMBDATA  
Change Pin9 from SMBDATA to +1.5V








<Variant Name>


<b>ASUS</b>		<b>Title :DEBUG</b>	
ASUSTeK COMPUTER INC. NB		Engineer: <b>Hawk / Kaxidy</b>	
Size <b>A</b>	Project Name <b>T12C</b>		Rev <b>1.1</b>
Date: <b>Tuesday, February 26, 2008</b>		Sheet <b>44</b> of <b>94</b>	

# CRT Connector




Place near to CRT Port






	5	4	3	2	1	
D						D
C						C
B						B
A						A
	5	4	3	2	1	


<Variant Name>

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Hawk / Kaxidy	
Size	Project Name		Rev
A	T12C		1.1
Date: Monday, August 13, 2007		Sheet	47 of 94

## A Hole / TOP Side




## A Hole / Bottom Side




## Drill Hole for Fix




## A Hole Special / Bottom Side




## E Hole for Main board fix



## F Hole for CPU




## 銅柱 Hole for VGA 13GNJ510M170-1






	5	4	3	2	1	
D						D
C						C
B						B
A						A
	5	4	3	2	1	

<Variant Name>

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Hawk / Kaxidy	
Size	Project Name		Rev
A	T12C		1.1
Date: Monday, August 13, 2007		Sheet	49 of 94





DC  
FAN  
Control





THERMAL PROTECTION  
PLACE UNDER CPU  
(105 DEGREE C)

# SATA HDD

+3VS	3,7,8,11,20,21,22,23,25,29,30,32,36,37,40,41,42,43,44,45,46,50,53,57,62,63,64,80,91,92
+5VS	21,30,32,36,37,38,45,50,56,57,80,91







CE5105 Only use 11G041210754



+5V 32,37,46,56,57,65,91  
+12V 61,91

<Variant Name>

<b>ASUS</b>		<b>Title :USB CONN X 4</b>	
ASUSTeK COMPUTER INC. NB		Engineer: Hawk / Kaxidy	
Size	Project Name	Rev	
Custom	T12C	1.1	
Date: Friday, August 17, 2007	Sheet	52	of 94



D

D

C

C

B

B

A

A

<Variant Name>



**Title :** NULL

ASUSTeK COMPUTER INC

**Engineer:** *Hawk / Kaxidy*

Size

A

Project Name
--------------

**T12C**

Rev
-----

## 1.1

Date: Monday, August 13, 2007


Sheet

54


of

94

**WWW.AliSaler.Com**

5					4					3					2					1				
D																								
C																								
B																								
A																								
<Variant Name>																								
															Title : NULL									
															Engineer: Hawk / Kaxidy									
Size					Project Name															Rev				
A					T12C															1.1				
Date: Monday, August 13, 2007															Sheet 55 of 94									
5					4					3					2					1				

## Main Board SW & LED




+5V 32,37,46,52,57,65,91  
+5VS 21,30,32,36,37,38,45,50,51,57,80,91  
+3VA 21,30,46,50,57,81,93

<Variant Name>

<b>ASUS</b>		<b>Title : LED/SWITCH</b>	
ASUSTek COMPUTER INC		Engineer: Hawk / Kaxidy	
Size	Project Name	Rev	
Custom	T12C	1.1	
Date: Friday, March 07, 2008	Sheet	56	of 94



+3V	20,23,35,40,46,53,61,62,64,65,91
+5V	32,37,46,52,56,65,91
+VCCP	4,10,14,21,23,29,83,92
+1.5VS	4,11,43,53,83
+3VS	3,7,8,11,20,21,22,23,25,29,30,32,36,37,40,41,42,43,44,45,46,50,51,53,62,63,64,80,91,92
+5VS	21,30,32,36,37,38,45,50,51,56,80,91



D

D

C

C

B

B

A

A

<Variant Name>



**Title :** NULL

ASUSTeK COMPUTER INC

Engineer: *Hawk / Kaxidy*

Size

A

Project Name
--------------

**T12C**

Rev
-----


## 1.1

Date: Monday, August 13, 2007


Sheet 58 of 94

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

<Variant Name>

		Title : NULL		
ASUSTeK COMPUTER INC		Engineer: Hawk / Kaxidy		
Size	Project Name			Rev
A	T12C			1.1
Date: Monday, August 13, 2007		Sheet	59	of 94

## DC-IN



AC\_BAT\_SYS AC\_BAT\_SYS 80,81,82,88

BAT\_CON BAT\_CON 88

A/D\_DOCK\_IN A/D\_DOCK\_IN 88,90


## For Battery

### Single Battery

BAT1\_CNT1#, BAT1\_CNT2#,  
BAT2\_CNT1#, BAT2\_CNT2#  
don't connect to Battery  
Connector.

### Dual Battery

BAT1\_CNT1#, BAT1\_CNT2#,  
BAT2\_CNT1#, BAT2\_CNT2#  
must connect to Battery  
Connector.




### Note:


When we plug in or plug out the  
battery, it may cause a spike to  
damage the EC and gas gauge. It  
needed to add these varistors to  
protect those pins.

close to connector

## Battery Connector




Without Battery & Pull out Adapter



<Variant Name>

<b>ASUS</b>		Title : DCIN/Batt conn.	
ASUSTeK COMPUTER INC. NB		Engineer: Hawk / Kaxidy	
Size	Project Name		Rev
Custom	T12C		1.1
Date: Friday, August 17, 2007	Sheet	60 of 94	

# BLUETOOTH CONNECTOR





<Variant Name>

<b>ASUS</b>		<b>Title : Blue Tooth</b>	
ASUSTek COMPUTER INC .NB		<b>Engineer: Hawk / Kaxidy</b>	
Size A	Project Name <b>T12C</b>		Rev 1.1
Date: Friday, August 17, 2007		Sheet 61 of 94	

# TPM Connector

<Variant Name>

		Title : <b>TPM</b>	
ASUSTeK COMPUTER INC. NB		Engineer: <b>Hawk / Kaxidy</b>	
Size <b>A</b>	Project Name <b>T12C</b>		Rev <b>1.1</b>
Date: <b>Tuesday, March 04, 2008</b>		Sheet	<b>62</b> of <b>94</b>




<Variant Name>

ASUS®		Title :Finger Print	
ASUSTeK COMPUTER INC. NB		Engineer: Hawk / Kaxidy	
Size A	Project Name T12C		Rev 1.1
Date: Friday, August 17, 2007		Sheet	63 of 94









PCI Device	IDSEL#	REQ/GNT#	Interrupts
LAN	AD15	2	D
1394 (R5C841)	AD17	1	B
CARD READER (R5C841)	AD17	1	C
CARDBUS (R5C841)	AD17	1	D
1394 (R5C832)	AD18	1	B
CARD READER (R5C832)	AD18	1	C

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x ( D2 )
SO-DIMM 0	1010000x ( A0 )
SO-DIMM 1	1010001x ( A2 )
Thermal Sensor (MAX6657)	1001100x ( 98 )
SDVO to DVI (SIL1362A)	0111000x ( 70 )

D

C

B

A

<Variant Name>



**Title :** NULL

ASUSTeK COMPUTER INC

Engineer: *Hawk / Kaxidy*

Size

A

Project Name
--------------

**T12C**

Rev


## 1.1

Date: Monday, August 13, 2007

Sheet 68 of 94

	5	4	3	2	1	
D						D
C						C
B						B
A						A
	5	4	3	2	1	

<Variant Name>

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Hawk / Kaxidy	
Size A	Project Name T12C		Rev 1.1
Date: Monday, August 13, 2007		Sheet	69 of 94

<Variant Name>



**Title :** NULL

ASUSTeK COMPUTER INC

Engineer: *Hawk / Kaxidy*

Size

A

Project Name
--------------

**T12C**

Rev

## 1.1

Date: Monday, August 13, 2007

Sheet 70 of 94

D

C

B

A

<Variant Name>



**Title :** NULL

ASUSTeK COMPUTER INC

Engineer: *Hawk / Kaxidy*

Size

A

Project Name
--------------

**T12C**

Rev

## 1.1

Date: Monday, August 13, 2007

Sheet
-------

71

of

94

D

D

C

C

B

B

A

A

<Variant Name>



**Title :** NULL

ASUSTeK COMPUTER INC

**Engineer:** *Hawk / Kaxidy*

Size

A

Project Name
--------------

**T12C**

Rev

## 1.1

Date: Monday, August 13, 2007

Sheet
-------

72

of

94



<Variant Name>



**Title :** NULL

ASUSTeK COMPUTER INC

**Engineer:** *Hawk / Kaxidy*

Size  
A

Project Name	<b>T12C</b>
--------------	-------------

Rev
1.1

Date: Monday, August 13, 2007

Sheet 73 of 94

D

D

C

C

B

B

A

A

<Variant Name>



**Title :** NULL

ASUSTeK COMPUTER INC

**Engineer:** *Hawk / Kaxidy*

Size

A

Project Name
--------------

**T12C**

Rev
-----

## 1.1


Date: Monday, August 13, 2007

Sheet

74

of

94



```

SER_RTSA#(SYSOPT0)=0, SER_DTRA#(SYSOPT1)=0 0x002Eh
SER_RTSA#(SYSOPT0)=0, SER_DTRA#(SYSOPT1)=1 0x004Eh
SER_RTSA#(SYSOPT0)=1, SER_DTRA#(SYSOPT1)=0 0x162Eh
SER_RTSA#(SYSOPT0)=1, SER_DTRA#(SYSOPT1)=1 0x164Eh

```

<Variant Name>

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title : Null	
ASUSTeK COMPUTER INC		Engineer: Hawk / Kaxidy	
Size	Project Name		Rev
Custom	T12C		1.1
Date: Tuesday, February 26, 2008		Sheet	76 of 94

4


3


2

1

	5	4	3	2	1	
D						D
C						C
B						B
A						A
	5	4	3	2	1	

<Variant Name>

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Hawk / Kaxidy	
Size	Project Name		Rev
A	T12C		1.1
Date: Monday, August 13, 2007		Sheet	77 of 94

	5	4	3	2	1
D					D
C					C
B					B
A					A
<div> <div> <div>&lt;Variant Name&gt;</div> <div>  <div> <div>Title : NULL</div> <div>ASUSTeK COMPUTER INC</div> <div> <div>Engineer: Hawk / Kaxidy</div> <div> <div> <div>Size</div> <div>Project Name</div> <div>Rev</div> </div> <div> <div>A</div> <div>T12C</div> <div>1.1</div> </div> </div> </div> <div> <div>Date: Monday, August 13, 2007</div> <div> <div>Sheet</div> <div>78</div> <div>of</div> <div>94</div> </div> </div> </div> </div> </div></div>					

Change Note:

R1.1 :

- 1. Reserve LVDS Up and Low channel of VGA side.
- 2. Change R3404 R3405 to 0ohm for LAN disconnect issue.
- 3. Change U3302 U3303 for new part.
- 4. Add D6004/D6003 for optional
- 5. Add R3114,R3115
- 6. Add Q3301,Q3302,R3341,R3342, C3329,C3330
- 7. Change IDSEL\_CB to AD24/AD25. p64
- 8. add R6416 to CB\_HWSPND#. P65
- 9. add Q3709 for depop issue. P37
- 9. change Q9203 TO Q3705B for ref error.

R2.0 :

- 1. Add C3202/C4210 /R4216 for EMI
- 2. Add R4607 and change Q4603 for LCD VCC
- 3. Add C2530,C2545,C2546,C2547,C2548,C2549,C2550,C2551,C2552,C2553,C2554,C2555














<Variant Name>



Title :POWER\_I/O\_+3VA & +2.5V

<OrgName>Engineer: Tanner\_Zhang


Size	Project Name	Rev
Custom	T12C	1.0

Date: Tuesday, March 11, 2008Sheet 84 of 94



	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

<Variant Name>



Title :*N/A*

<OrgName>

Engineer: *Tanner\_zhang*

Size	Project Name	Rev
B	<b>T12C</b>	1.0

Date: *Tuesday, March 11, 2008*

Sheet
86
of
94

D

6

C

c

3

E

A

**A**

<Variant Name>



**Title :** N/A

&lt;OrgName&gt;

Engineer: *Tanner\_zhang*

Size  
Custom


Project Name	<b>T12C</b>
--------------	-------------

Rev	1.0
-----	-----

Date: Tuesday, March 11, 2008

Sheet 87 of 94

## POWER PATH & BAT\_LEARN



**WWW.AliSaler.Com**



D



C

C

3

8

A

A

<Variant Name>



**Title :** N/A

&lt;OrgName&gt;

**Engineer:** *Tanner*

Size  
Custom


Project Name	<b>T12C</b>
--------------	-------------

Rev
1.0


Date: Tuesday, March 11, 2008

Sheet 89 of 94


## BATTERY IN DETECT



## ADAPTER IN DETECT



## +2.5VREF



U9000 Main source change to 06G006002414(tolerance:1%).  
Add second source 06G006002610 (tolerance:1%),  
06G006002412 (tolerance:0.2%) and  
06G006002020(tolerance:0.2%)

<Variant Name>



Title :POWER\_DETECT

<OrgName>

Engineer: tanner

Size

Project Name

Custom

T12C

Date: Tuesday, March 11, 2008



Sheet 90 of 94

Rev

1.0

# SUSC#\_STAGE POWER

## SUSB#\_STAGE POWER



Add 2nd source FDW2511

Add 2nd source FDW2511

<Variant Name>

ASUS® Title :POWER\_LOAD SWITCH




<OrgName> Engineer: Tanner

Size Project Name

Custom T12C

Date: Tuesday, March 11, 2008 Sheet 91 of 94

## POWER GOOD DETECTOR



<Variant Name>

**ASUS** Title : POWER\_PROTECT

<OrigName> Engineer: Tanner

Size Project Name

Custom T12C Rev 1.0

Date: Tuesday, March 11, 2008 Sheet 92 of 94



